A 56-Gb/s PAM-4 Transmitter/Receiver Chipset With Nonlinear FFE for VCSEL-Based Optical Links in 40-nm CMOS-Reference-Cited by-同舟云学术

A 56-Gb/s PAM-4 Transmitter/Receiver Chipset With Nonlinear FFE for VCSEL-Based Optical Links in 40-nm CMOS

Published:2022-10 Issue:10 Volume:57 Page:3025-3035
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Peng Pen-Jui¹^ORCID,Lee Po-Lin¹,Huang Hsiang-En²,Huang Wei-Jian²,Lin Ming-Wei³^ORCID,Juang Ying-Zong³,Tseng Sheng-Hsiang³

Affiliation:

1. Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan

2. M31 Technology Corporation, Hsinchu, Taiwan

3. Taiwan Semiconductor Research Institute (TSRI), National Applied Research Laboratories (NARL), Hsinchu, Taiwan

Funder

Ministry of Science and Technology (MOST) in Taiwan

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9900477/09844143.pdf?arnumber=9844143

Reference26 articles.

1. A 4-channel 200 Gb/s PAM-4 BiCMOS transceiver with silicon photonics front-ends for gigabit Ethernet applications;sentieri;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2020

2. A 50 Gb/s 190 mW Asymmetric 3-Tap FFE VCSEL Driver

3. A 64 Gb/s 2.09 pJ/b PAM-4 VCSEL Transmitter with Bandwidth Extension Techniques in 40 nm CMOS

4. A 64 Gb/s 2.29 pJ/b PAM-4 VCSEL transmitter with 3-tap asymmetric FFE in 65 nm CMOS;hwang;Proc IEEE Symp VLSI Circuits,2019

5. A Scalable 32-56 Gb/s 0.56-1.28 pJ/b Voltage-Mode VCSEL-Based Optical Transmitter in 28-nm CMOS

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Class-C Eight-Phase Voltage-Controlled Oscillator With 184.2 dBc/Hz FoM and Loop-Based Superharmonic Coupling in 65-nm CMOS;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-08

2. A Low-Power High-BW PAM4 VCSEL Driver With Three-Tap FFE in 12-nm CMOS FinFET Process;IEEE Journal of Solid-State Circuits;2024-07

3. A 20 Gb/s CMOS Single-Chip 850 nm Optical Receiver;Journal of Lightwave Technology;2024-07-01

4. Channel Operating Margin Exploration as a Complementary Transceiver Circuit Design Tool for 25 Gbps PAM4 Serial Links;Ingeniería e Investigación;2024-05-29

5. A Fully Integrated QPSK/16-QAM $D$-Band CMOS Transceiver With Mixed-Signal Baseband Circuitry Realizing Digital Interfaces;IEEE Journal of Solid-State Circuits;2024