A 40-nm 91-mW, 90-fps Learning-Based Full HD Super-Resolution Accelerator-Reference-Cited by-同舟云学术

A 40-nm 91-mW, 90-fps Learning-Based Full HD Super-Resolution Accelerator

Published:2023-02 Issue:2 Volume:58 Page:520-529
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Shen Hsueh-Yen¹,Lee Yu-Chi¹^ORCID,Tong Tzu-Wei¹,Yang Chia-Hsiang²^ORCID

Affiliation:

1. Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan

2. Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan

Funder

Ministry of Science and Technology, Taiwan

Intelligent and Sustainable Medical Electronics Research Fund in National Taiwan University

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/10027566/09910345.pdf?arnumber=9910345

Reference23 articles.

1. A Full HD 60 fps CNN Super Resolution Processor with Selective Caching based Layer Fusion for Mobile Devices

2. UNPU: An energy-efficient deep neural network accelerator with fully variable weight bit precision;lee;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2018

3. A 91 mW 90 fps super-resolution processor for full HD images;shen;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2021

4. Training-based super-resolution algorithm using K-means clustering and detail enhancement;jeong;Proc Eur Signal Process Conf,2010

5. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Environmental Condition Aware Super-Resolution Acceleration Framework in Server-Client Hierarchies;ACM Transactions on Architecture and Code Optimization;2024-07-12

2. USR-LUT: A High-Efficient Universal Super Resolution Accelerator with Lookup Table;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. HDSuper: High-Quality and High Computational Utilization Edge Super-Resolution Accelerator With Hardware-Algorithm Co-Design Techniques;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-04