A Low-Phase-Noise Quad-Core Millimeter-Wave Fundamental VCO Using Circular Triple-Coupled Transformer in 65-nm CMOS-Reference-Cited by-同舟云学术

A Low-Phase-Noise Quad-Core Millimeter-Wave Fundamental VCO Using Circular Triple-Coupled Transformer in 65-nm CMOS

Published:2023-02 Issue:2 Volume:58 Page:371-385
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Jia Haikun¹^ORCID,Guan Pingda¹,Deng Wei¹^ORCID,Wang Zhihua¹^ORCID,Chi Baoyong¹^ORCID

Affiliation:

1. School of Integrated Circuits, BNRist, Tsinghua University, Beijing, China

Funder

National Natural Science Foundation of China

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/10027566/09854807.pdf?arnumber=9854807

Reference32 articles.

1. 26.3 A 25-to-38GHz, 195dB FoMT LC QVCO in 65nm LP CMOS Using a 4-Port Dual-Mode Resonator for 5G Radios

2. A Compact Dual-Core 26.1-to-29.9GHz Coupled-CMOS LC-VCO with Implicit Common-Mode Resonance and FoM of-191 dBc/Hz at 10MHz

3. Octave-Tuning Dual-Core Folded VCO Leveraging a Triple-Mode Switch-Less Tertiary Magnetic Loop

4. A quad-core 15 GHz BiCMOS VCO with ?124 dBc/Hz phase noise at 1 MHz offset, ?189 dBc/Hz FOM, and robust to multimode concurrent oscillations;padovan;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2018

5. Low-Phase-Noise 54-GHz Transformer-Coupled Quadrature VCO and 76-/90-GHz VCOs in 65-nm CMOS

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 6 to 12-GHz Fractional-N Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays;IEEE Journal of Solid-State Circuits;2024-09

2. An Enhanced Class-F Dual-Core VCO With Common-Mode-Noise Self-Cancellation and Isolation Technique;IEEE Journal of Solid-State Circuits;2024-08

3. A 37.2-fs, -254.6-dB FoM, 47.9-to-56.4 GHz PLL using Tightly Coupled Dual-core VCO with Implicit 4^th Harmonic Extraction Technique;2024 IEEE Radio Frequency Integrated Circuits Symposium (RFIC);2024-06-16

4. A low-noise, 0.05–17.8-GHz fractional-N phase-locked loop with two parallel synchronized dual-core voltage-controlled oscillators;Microelectronics Journal;2024-04

5. A 0.9V 11.74-13.68GHz class-F2,3 CMOS VCO with typical phase noise of -123.66dBc/Hz@1MHz;Third International Conference on Advanced Manufacturing Technology and Electronic Information (AMTEI 2023);2024-04-01