1. Institute of VLSI Design, Zhejiang University, Hangzhou, China
2. School of Biological Sciences and Medical Engineering, Southeast University, Nanjing, China
3. State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China