1. Improving ADC resolution by oversampling and averaging;Rev 1 3 Silicon Laboratories,2013
2. An improved sigma-delta modulator architecture
3. A reduced-sample-rate 2–2–0 MASH-delta-sigma-pipeline ADC architecture
4. Sigma-Delta ADC with reduced sample rate multi-bit quantizer;qin;IEEE Transactions on Circuits and Systems-II Analog and Digital Signal Processing,1999
5. Digital Decimation Filter Design for a 3rd-Order Sigma-Delta Modulator with Achieving 129dB SNR;li;IEEE Transactions on Circuits and Systems,2017