1. Differential Cascode Voltage Switch with the Pass-Gate (DCVSPG) Logic Tree for High Performance CMOS Digital Systems;lai;Proceedings of the 1993 Symposium on VLSI Technology,1995
2. High speed arithmetic design using CPL and DPL logic;cheung;Proceedings of the 23rd European Solid-State Circuits Conference ESSCIRC,1997
3. 8T-SRAM Cell with improved read and write margins in 65 nm CMOS Technology;IFIP AICT,2015
4. A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications
5. A Novel Low power and Swing Restoration SRAM Logic Circuit Technique;rawat;International Journal of Engineering and Technical Research,2018