1. Shien-Ming Wu School of Intelligent Engineering, South China University of Technology, Guangzhou, China
2. Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, the Institute of Microelectronics, University of Macau, Macao, China