Author:
Kang Yesung,Kim Jaewoo,Kim Sunmin,Shin Sunhae,Jang E-San,Jeong Jae Won,Kim Kyung Rok,Kang Seokhyeong
Cited by
28 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low Power Approximate Ternary Multiplier Architecture for Image Processing Applications;2024 5th International Conference for Emerging Technology (INCET);2024-05-24
2. Design of Encoder based Half-Adder using GNRFET Technology in Ternary Logic;2023 International Conference on Next Generation Electronics (NEleX);2023-12-14
3. Exploration of Ternary Logic Using T-CMOS for Circuit-Level Design;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-09
4. Performance Analysis of Ternary Full Adder designs using proposed Ternary 3:1 MUX;2023 Second International Conference on Trends in Electrical, Electronics, and Computer Engineering (TEECCON);2023-08-23
5. Comprehensive survey of ternary full adders: Statistics, corrections, and assessments;IET Circuits, Devices & Systems;2023-02-14