1. Analyzing the Impact of SEUs on SRAMs with Resistive-Bridge Defects;cardoso madeiros;Proc International Conference on VLSI Design,2016
2. RT Level timing Modeling for Aging Prediction”, in Proc;koppaetzky;Design Automation & Test in Europe Conference & Exhibition (DATE),2016
3. A register-transfer-level fault simulator for permanent and transient faults in embedded processors
4. Fault Injection into VHDL Models: the MEFISTO Tool;jenn;Predictably Dependable Computing Systems,2015
5. SEU and SET fault injection models for fault tolerant circuits