A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional-$N$ Frequency Synthesis-Reference-Cited by-同舟云学术

A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional-$N$ Frequency Synthesis

Published:2019-06 Issue:6 Volume:27 Page:1378-1389
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Meng Xu^ORCID,Zhou Lianhong,Lin Fujiang,Heng Chun-Huat^ORCID

Funder

MOE Tier 2

National Natural Science Foundation of China

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

http://xplorestaging.ieee.org/ielx7/92/8718784/08654011.pdf?arnumber=8654011

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fractional-N Injection-Locked Ring Oscillator Based on Two Points, Varying Strength Injection;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. An 11 pJ/Bit Multichannel OOK/FSK/QPSK Transmitter With Multi-Phase Injection-Locking and Frequency Multiplication Techniques;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-12

3. Low-Loss Inverter Design Using Ultrasonic Pulse Width Modulation;Journal of Communications Technology and Electronics;2023-11

4. A low jitter fractional PLL with offset current charge pump;Microelectronics Journal;2023-08

5. An 8.55–17.11-GHz DDS FMCW Chirp Synthesizer PLL Based on Double-Edge Zero-Crossing Sampling PD With 51.7-fs_rms Jitter and Fast Frequency Hopping;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2022-03