Author:
Czutro Alexander,Polian Ilia,Engelke Piet,Reddy Sudhakar M.,Becker Bernd
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. An Automated Exhaustive Fault Analysis Technique guided by Processor Formal Verification Methods;2024 25th International Symposium on Quality Electronic Design (ISQED);2024-04-03
2. A New Static Compaction of Deterministic Test Sets;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-04
3. On Reduction of Deterministic Test Pattern Sets;2021 IEEE International Test Conference (ITC);2021-10
4. Augmenting All Solution SAT Solving for Circuits with Structural Information;2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS);2018-04
5. Balancing the Numbers of Detected Faults for Improved Test Set Quality;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2016-02