Author:
Farrens M.K.,Pleszhun A.R.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. SLAP: a Split Latency Adaptive VLIW Pipeline Architecture Which Enables on-The-Fly Variable SIMD Vector-Length;ICASSP 2021 - 2021 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP);2021-06-06
2. Branch vanguard;ACM SIGARCH Computer Architecture News;2016-01-04
3. Branch vanguard;Proceedings of the 42nd Annual International Symposium on Computer Architecture;2015-06-13
4. Address generators for linear systolic array;Microelectronics Reliability;2010-02
5. An efficient, low-cost I/O subsystem for network processors;IEEE Design & Test of Computers;2003-07