High-Speed Operation of Random-Access-Memory-Embedded Microprocessor With Minimal Instruction Set Architecture Based on Rapid Single-Flux-Quantum Logic-Reference-Cited by-同舟云学术

High-Speed Operation of Random-Access-Memory-Embedded Microprocessor With Minimal Instruction Set Architecture Based on Rapid Single-Flux-Quantum Logic

Published:2017-06 Issue:4 Volume:27 Page:1-5
ISSN:1051-8223
Container-title:IEEE Transactions on Applied Superconductivity
language:
Short-container-title:IEEE Trans. Appl. Supercond.

Author:

Sato Ryo,Hatanaka Yuki,Ando Yuki,Tanaka Masamitsu,Fujimaki Akira,Takagi Kazuyoshi,Takagi Naofumi

Funder

JST-ALCA

JSPS KAKENHI

VLSI Design and Education Center

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx7/77/7748610/07792366.pdf?arnumber=7792366

Cited by 51 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Built in self test (BIST) for RSFQ circuits;2024 IEEE 42nd VLSI Test Symposium (VTS);2024-04-22

2. JPlace: A Clock-Aware Length-Matching Placement for Rapid Single-Flux-Quantum Circuits;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

3. High area efficiency binary neural processing elements with time-domain signals using SFQ circuits;Superconductor Science and Technology;2024-03-14

4. Optimization for Buffer and Splitter Insertion in AQFP Circuits with Local and Group Movement;Proceedings of the 2024 International Symposium on Physical Design;2024-03-12

5. Application Verification Design and Experiment of High-Performance Microprocessor;2023 Cross Strait Radio Science and Wireless Technology Conference (CSRSWTC);2023-11-10