Reconfigurable Hyper-Parallel Fast Fourier Transform Processor Based on Bit-Serial Computing-Reference-Cited by-同舟云学术

Reconfigurable Hyper-Parallel Fast Fourier Transform Processor Based on Bit-Serial Computing

Author:

Wu Tingyong¹^ORCID,Wang Yuxin¹^ORCID,Li Fuqiang²

Affiliation:

1. National Key Laboratory of Wireless Communications, University of Electronic Science and Technology of China, Chengdu, China

2. Key Laboratory of Technology on Datalink, China Electronics Technology Group Corporation (CETC), 20th Institute, Xi’an, China

Funder

China Electronics Technology Group Corporation (CETC) Key Laboratory of Data Link Technology

Sichuan Science and Technology Program

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

General Engineering,General Materials Science,General Computer Science,Electrical and Electronic Engineering

Link

Reference33 articles.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design Space Exploration of FFT Accelerators for IEEE 802.11ax using High-Level Synthesis;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24

2. Area Efficient R adix-2^k R econfigurable SF F Pipeline FFT Using Constant Multiplier;2024 IEEE 6th Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC);2024-05-24