1. Latch Susceptibility to Transient Faults and New Hardening Approach;IEEE Transactions on Computers;2007-09
2. On modeling crosstalk faults;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2005-12
3. Model for Transient Fault Susceptibility of Combinational Circuits;Journal of Electronic Testing;2004-10
4. High-Level Crosstalk Defect Simulation Methodology for System-on-Chip Interconnects;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2004-09
5. Noise-aware interconnect power optimization in domino logic synthesis;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2003-02