Author:
Zanella S.,Nardi A.,Neviani A.,Quarantelli M.,Saxena S.,Guardiani C.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Industrial and Manufacturing Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Cited by
27 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Silicon Correlation in SLM: An Integrated Strategy for Chip Performance Optimization;2024 IEEE 8th International Test Conference India (ITC India);2024-07-21
2. G-TSC: Timestamp Based Coherence for GPUs;2018 IEEE International Symposium on High Performance Computer Architecture (HPCA);2018-02
3. Clock Design and Synthesis;Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology;2016-04-14
4. Subblock-Level Matching Layout for Analog Block-Pair and Its Layout-Dependent Manufacturability Evaluation;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2016
5. Integrated Resource Allocation and Binding in Clock Mesh Synthesis;ACM Transactions on Design Automation of Electronic Systems;2014-06