High-Speed Architecture for Successive Cancellation Decoder With Split-g Node Block

Author:

Roy J. SujanthORCID,Lakshminarayanan G.ORCID,Ko Seok-BumORCID

Funder

Visvesvaraya Ph.D. Scheme

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

General Computer Science,Control and Systems Engineering

Cited by 9 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Significance of Anatomical Constraints in Virtual Try-On;IEEE Transactions on Emerging Topics in Computational Intelligence;2024-04

2. Energy-based Method to Estimate the Partial Hard Turn-on Loss of Complementary SiC MOSFET from Experiment;2024 IEEE Applied Power Electronics Conference and Exposition (APEC);2024-02-25

3. Variable Length Quantization based Design of Polar Codes Decoder for Resource-Limited IoT Devices;2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS);2022-10-24

4. Low Latency SC Decoder Architecture for Interleaved Polar Codes;Radioengineering;2022-09

5. Low Power, Area Efficient Architecture for Successive Cancellation Decoder;EMITTER International Journal of Engineering Technology;2022-06-20

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3