Author:
Decoudu Yoan,Morin-Allory Katell,Fesquet Laurent
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP;IET Computers & Digital Techniques;2024-01-29
2. Method for Data-Driven Pruning in Micropipeline Circuits;2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC);2023-10-16