Multilevel simulation-based co-design of next generation HPC microprocessors-Reference-Cited by-同舟云学术

Multilevel simulation-based co-design of next generation HPC microprocessors

Published:2021-11 Issue: Volume: Page:
ISSN:
Container-title:2021 International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS)
language:
Short-container-title:

Author:

Zaourar Lilia,Benazouz Mohamed,Mouhagir Ayoub,Jebali Fatma,Sassolas Tanguy,Weill Jean-Christophe,Falquez Carlos,Ho Nam,Pleiter Dirk,Portero Antoni,Suarez Estela,Petrakis Polydoros,Papaefstathiou Vassilis,Marazakis Manolis,Radulovic Milan,Martinez Francesc,Armejach Adria,Casas Marc,Nocua Alejandro,Dolbeau Romain

Funder

EPI

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9652586/9652659/09652667.pdf?arnumber=9652667

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fast, Accurate and Distributed Simulation of novel HPC systems incorporating ARM and RISC-V CPUs;Proceedings of the 33rd International Symposium on High-Performance Parallel and Distributed Computing;2024-06-03

2. Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation;Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design;2024-01-18

3. Design Space Exploration of HPC Systems with Random Forest-based Bayesian Optimization;Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design;2024-01-18

4. Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPC;Lecture Notes in Computer Science;2024

5. Exploring Processor Micro-architectures Optimised for BLAS3 Micro-kernels;Lecture Notes in Computer Science;2024