1. Design and development of cache coherent interconnect based on ACE protocol specification;prabhu;International Journal of Engineering Research & Technology,2019
2. Analysis of low power Open Core Protocol bridge interface using Verilog;saritha;International Journal of Research Studies in Science Engineering and Technology,2015
3. Design and implementation of AMBA-AXI protocol using VHDL for SoC integration;ranga;International Journal of Engineering Reaseach and Applied Sciences,2012
4. Verification IP for AMBA AXI protocol using system verilog;murali;International Journal of Applied Engineering Research,2017