1. Packaging Issues for SiGe Circuits;Circuits and Applications Using Silicon Heterostructure Devices;2007-12-13
2. Packaging Issues for SiGe Circuits;Silicon Heterostructure Handbook;2005-11
3. A Review of Package Stress Modelling;The Simulation of Thermomechanically Induced Stress in Plastic Encapsulated IC Packages;1999
4. Package Reliability;Microelectronics Packaging Handbook;1997