1. High Performance MAC Unit for FFT Implementation;tresa;International Journalof Modern Engineering and Research,2014
2. Design of Systolic Array Architecture for Matrix Multiplication Inference on FPGA;singh;International Journal for Scientific Research and Development,2018
3. Multiplier – Accumulator (MAC) unit;nain;International Journal of Digital Application and Contemporary Research,2016
4. Simulation Result Analysis of Efficient Design of Systolic Architecture;p;International Journal of Engineering Research and Technology(IJERT),2018
5. Design and Implementation Of Sytolic Array Architecture;singh;Journal of Electrical and Electronics Engineering Research,2013