1. Power Optimized TPG for BIST Architecture
2. Design and Implementation of BIST
3. Minimizing peak power consumption during scan testing: test pattern modification with x filling heuristics;badereddine;International Conference on Design and Test of Integrated Systems in Nanoscale Technology,2006
4. Accumulator based 3-weight pattern generation;antonis;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2012
5. Bit-swapping linear feedback shift register (LFSR) for power reduction using pre-charged XOR with multiplexer technique in built in self-test;murugan;J Ambient Intell Human Comput,2020