Author:
Venkatesan Rangharajan,Chippa Vinay K.,Augustine Charles,Roy Kaushik,Raghunathan Anand
Funder
Intel Corporation, STARnet, a Semiconductor Research Corporation
MARCO and DARPA
Semiconductor Research Corporation under the GRC program
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Science Applications
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Ultra-Dense Ring-Shaped Racetrack Memory Cache Design;IEEE Transactions on Circuits and Systems I: Regular Papers;2019-01
2. A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory;ACM Journal on Emerging Technologies in Computing Systems;2017-04-30
3. Voltage Scaled STT-MRAMs Towards Minimum-Energy Write Access;IEEE Journal on Emerging and Selected Topics in Circuits and Systems;2016-09
4. Spin-Transfer Torque Memories: Devices, Circuits, and Systems;Proceedings of the IEEE;2016-07
5. Cache Design with Domain Wall Memory;IEEE Transactions on Computers;2016-04-01