Analysis of Block Level PnR Flow to Increase the Cell Density in Less Congested Regions-Reference-Cited by-同舟云学术

Analysis of Block Level PnR Flow to Increase the Cell Density in Less Congested Regions

Published:2023-06-23 Issue: Volume: Page:
ISSN:
Container-title:2023 3rd International Conference on Intelligent Technologies (CONIT)
language:
Short-container-title:

Author:

Dargar Shashi Kant¹,Nagineni Venkatesh¹,Reddy Telukuntla Surendra¹,Subbaramaiah Talapala¹,Gupta Amit²,Sainath Reddy Ranganna Gari¹

Affiliation:

1. Kalasalingam Academy of Research and Education,Department of ECE,Tamilnadu,India

2. Nalla Malla Reddy Engineering College,Department of ECE,Telangana,India

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/10205372/10205375/10205807.pdf?arnumber=10205807

Reference15 articles.

1. Exploring Low Cost Optimal Watermark for Reusable IP Cores During High Level Synthesis

2. VLSI CIRCUIT OPTIMIZATION FOR THE 8051 MCU

3. ULSI interconnect length distribution model considering core utilization

4. Choosing appropriate utilization factor and metal layer numbers for an efficient floor plan in vlsi physical design;gunnala;International Journal of Applied Engineering Research IJAER,2012

5. Physical Design Implementation of a complex IP core aimed at area optimization;karekar;IRJET,2016

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Implement a PnR Flow to Boost the Pin Density in Block Level Chip Design;2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS);2024-06-28

2. Design of PnR Flow For Block Level Chip for Optimizing Leakage Power;2024 Third International Conference on Intelligent Techniques in Control, Optimization and Signal Processing (INCOS);2024-03-14