Practical Verification of Railway Signalling Programs-Reference-Cited by-同舟云学术

Practical Verification of Railway Signalling Programs

Author:

Iliasov Alexei¹,Taylor Dominic²^ORCID,Laibinis Linas³^ORCID,Romanovsky Alexander¹^ORCID

Affiliation:

1. Formal Route Limited, London, U.K.

2. Systra Scott Lister, London, U.K.

3. Institute of Computer Science, Vilnius University, Vilnius, Lithuania

Funder

EPSRC/UK STRATA

TRAMS-2 platform

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

Reference38 articles.

1. Command, control and signalling design in the digital age;taylor;IRSE News 271,2020

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. LightF3: A Lightweight Fully-Process Formal Framework for Automated Verifying Railway Interlocking Systems;Proceedings of the 31st ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering;2023-11-30

4. The SafeCap Trajectory: Industry-Driven Improvement of an Interlocking Verification Tool;Reliability, Safety, and Security of Railway Systems. Modelling, Analysis, Verification, and Certification;2023

5. Verification and Validation for a Project Information Model Based on a Blockchain;Proceedings of Seventh International Congress on Information and Communication Technology;2022-07-27