Verilog HDL methodology for redundancy in digital circuits targeting FPGA technology for highly reliable applications
-
Published:2010-05
Issue:
Volume:
Page:
-
ISSN:
-
Container-title:2010 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR)
-
language:
-
Short-container-title:
Author:
Radu M. E.,Dabacan M. A.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. FPGA Based on Voting System along with Cross Voters Detection;2023 IEEE 3rd International Conference on Technology, Engineering, Management for Societal impact using Marketing, Entrepreneurship and Talent (TEMSMET);2023-02-10