Author:
Ramanujam J.,Sadayappan P.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Signal Processing
Cited by
85 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Automatic Generation of Distributed-Memory Mappings for Tensor Computations;Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis;2023-11-11
2. Supporting Very Large Models using Automatic Dataflow Graph Partitioning;Proceedings of the Fourteenth EuroSys Conference 2019;2019-03-25
3. Affine Loop Optimization Based on Modulo Unrolling in Chapel;Proceedings of the 8th International Conference on Partitioned Global Address Space Programming Models - PGAS '14;2014
4. Compiling affine loop nests for distributed-memory parallel architectures;Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis;2013-11-17
5. An Improvement to Affine Decomposition on Distributed Memory Architecture;2012 11th International Symposium on Distributed Computing and Applications to Business, Engineering & Science;2012-10