Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch-Reference-Cited by-同舟云学术

Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch

Published:2017-01 Issue:1 Volume:25 Page:125-138
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Kozuma Munehiro,Okamoto Yuki,Nakagawa Takashi,Aoki Takeshi,Kurokawa Yoshiyuki,Ikeda Takayuki,Ieda Yoshinori,Yamade Naoto,Miyairi Hidekazu,Ikeda Makoto,Fujita Masahiro,Yamazaki Shunpei

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

http://xplorestaging.ieee.org/ielx7/92/7797597/07487028.pdf?arnumber=7487028

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design of an energy-efficient nonvolatile lookup table circuit using active-load-localized circuitry with self-terminated writing/reading;Japanese Journal of Applied Physics;2023-04-01

2. A Spintronics-Based Nonvolatile FPGA and Its Application to Edge-AI Accelerator;2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2022-12

3. Design of an active-load-localized single-ended nonvolatile lookup-table circuit for energy-efficient binary-convolutional-neural-network accelerator;Japanese Journal of Applied Physics;2022-03-30

4. Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow;IEICE Transactions on Information and Systems;2021-08-01

5. Design of an energy-efficient binarized convolutional neural network accelerator using a nonvolatile field-programmable gate array with only-once-write shifting;Japanese Journal of Applied Physics;2021-03-25