Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks-Reference-Cited by-同舟云学术

Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks

Published:2016-02 Issue:2 Volume:24 Page:769-773
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Gao Zhen,Reviriego Pedro,Xu Zhan,Su Xin,Zhao Ming,Wang Jing,Maestro Juan Antonio

Funder

China’s 863 Plan Program

Beijing Natural Science Foundation

National Basic Research Program of China

National Natural Science Foundation of China

Spanish Ministry of Science and Education

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Cited by 17 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

4. Partial Triple Modular Redundancy Method for Fault-Tolerant Circuit based on HITS Algorithm;2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT);2023-10-03

5. Gradient Descent Iterative Correction Unit for Fixed Point Parity Based Codes;2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT);2023-10-03