Author:
Apperson Ryan W.,Yu Zhiyi,Meeuwsen Michael J.,Mohsenin Tinoosh,Baas Bevan M.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
35 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Design and Implementation of First-In-First-Out (FIFO) Buffer for Distributed Load Balancing Systems;Lecture Notes in Networks and Systems;2024
2. An enhanced reconfigurable dual-clock FIFO for inter-IP data transmission;IEICE Electronics Express;2023-10-25
3. The Principle and Applications of Asynchronous FIFO;2023 IEEE 2nd International Conference on Electrical Engineering, Big Data and Algorithms (EEBDA);2023-02-24
4. Design of Mesochronous Dual Clock Fifo Buffer with Modified Synchronizer Circuit;2022 6th International Conference on Electronics, Communication and Aerospace Technology;2022-12-01
5. Enabling Mixed-Timing NoCs for FPGAs: Reconfigurable Synthesizable Synchronization FIFOs;2021 31st International Conference on Field-Programmable Logic and Applications (FPL);2021-08