Author:
Purohit Sohan,Margala Martin
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Cited by
37 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A 32-Bit Ripple-Ling Hybrid Carry Adder;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-06
2. Energy Efficient Full Swing GDI Based Adder Architecture for Arithmetic Applications;Wireless Personal Communications;2024-04
3. Design of Full Adder Circuits with Optimized Power and Speed Using CMOS Technique;2024 IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS);2024-02-24
4. Full Swing Logic Based Full Adder for Low Power Applications;Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering;2024
5. Design a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency and high-speed;Analog Integrated Circuits and Signal Processing;2023-12-29