Affiliation:
1. Cheriton School of Computer Science, University of Waterloo, Waterloo, ON, Canada
Funder
NSERC Collaborative Research and Development Grant
Canada Foundation for Innovation John R. Evans Leaders Fund
Ontario Research Fund CFI Leaders Opportunity Fund
Waterloo Huawei Joint Innovation Lab project
NSERC Discovery Program
University of Waterloo
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Signal Processing
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A wait-free queue with polylogarithmic step complexity;Distributed Computing;2024-08-17
2. Expediting Hazard Pointers with Bounded RCU Critical Sections;Proceedings of the 36th ACM Symposium on Parallelism in Algorithms and Architectures;2024-06-17
3. Are Your Epochs Too Epic? Batch Free Can Be Harmful;Proceedings of the 29th ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming;2024-02-20