1. Low Power BIST based Multiplier Design and Simulation using FPGA;saraswat;IEEE Students Conference on Electrical Electronics and Computer Science,0
2. Design and Test of Concurrent BIST Architecture;padma;International Journal of Computer Science and Mobile Computing,2015
3. Area Reduction of Test Pattern Generation Used in BIST Schemes;m;International Journal of Engineering Trends and Technology (IJETT),2014
4. Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding;dong xiang;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2016
5. Low-Transition Test Pattern Generation for BIST-Based Applications