An FPGA packet communication protocol

Abstract

When creating computer boards with FPGA or application-specific chips, it is often needed to connect several chips. Existing available buses do not have all the properties required by the authors’ task at hand: packet transmission, using a small number of GPIO pins, sufficient bandwidth. We describe a packet communication protocol that uses GPIO pins and has bandwidth up to 10 MB/s at a frequency of 20 MHz.