1. A 1.6-GHz CMOS PLL with on-chip loop filter;Parker;IEEE Journal of Solid-State Circuits,1988
2. Analysis of charge-pump phase-locked loops;Hanumolu;IEEE Transactions on Circuits and Systems-I: Regular Papers,2004
3. Design, implementation and characterization of XOR phase detector for DPLL in 45 nm CMOS technology;Harikrushna;Advanced Computing: An International Journal,2011
4. Design and implementation of digital phase lock loop: A review;Kumari;International Journal of Advanced Research in Electronics and Communication Engineering,2018
5. A Low-noise phase-locked loop design by loop bandwidth optimization;Kyoohyun;IEEE Journal of Solid-State Circuits,2000