1. Low power CMOS pass logic 4-2 compressor for high-speed multiplication;Radhakrishnan,2000
2. An energy efficient approximate adder with carry skips for error resilient neuromorphic VLSI systems;Kim,2013
3. High speed vedic multiplier designs-A review;Bansal,2014
4. A hybrid algorithm based on PSO and GA for feature selection;Yu;Journal of Cybersecurity,2021