Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System,-Reference-Cited by-同舟云学术

Optimal Speed-Up Parallel Image Template Matching Algorithms on Processor Arrays with a Reconfigurable Bus System,

Published:1998-09 Issue:3 Volume:71 Page:393-412
ISSN:1077-3142
Container-title:Computer Vision and Image Understanding
language:en
Short-container-title:Computer Vision and Image Understanding

Author:

Tsai Horng-Ren,Horng Shi-Jinn,Tsai Shun-Shan,Lee Shung-Shing,Kao Tzong-Wann,Chen Chia-Ho

Publisher

Elsevier BV

Subject

Computer Vision and Pattern Recognition,Signal Processing,Software

Reference14 articles.

1. A survey of interconnection networks;Feng;IEEE Comput. Mag.,1981

2. Z. Fang, X. Li, L. M. Ni, Parallel algorithms for image template matching on hypercube SIMD computers, Proc. of the IEEE Workshop on Computer Architecture for Pattern Analysis and Image Database Management, 1985, 33, 40

3. Constant time algorithm for template matching on a RAP;Horng;Comput. J.,1993

4. Optimal speed-up algorithms for template matching on SIMD hypercube multiprocessors with restricted local memory;Horng;Inform. Process. Lett.,1991

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. SCALABLE AND OPTIMAL SPEED-UP PARALLEL ALGORITHMS FOR TEMPLATE MATCHING ON ARRAYS WITH RECONFIGURABLE OPTICAL BUSES;International Journal of Foundations of Computer Science;2003-02

2. Theoretical and experimental study on large size image processing applications using divisible load paradigm on distributed bus networks;Image and Vision Computing;2002-12

3. Efficient partitioning and scheduling of computer vision and image processing data on bus networks using divisible load analysis;Image and Vision Computing;2000-08