Affiliation:
1. Engineering Department, University of Houston Clear Lake, 2700 Bay Area Blvd, Houston, TX 77058, USA
2. Electrical Engineering, Wilkes University, 84 West South Street, Wilkes-Barre, PA 18766, USA
Abstract
Today, field programmable gate array (FPGA) is becoming widely used as computational accelerators in many application domains such as image/video processing, machine learning, and data mining. The inherent tolerance to the imprecise computation in such domains potentially provides an opportunity to trade quality of the results for higher energy efficiency. Therefore, this paper proposes a systematic methodology aiming to find the optimal energy saving corresponding to different quality bound, by approximating register-transfer level (RTL) designs on FPGA. As a case study, first, we investigate imprecise design on two submodules — adders and multipliers. By integrating the two combinational submodules with finite state machines (FSMs), several designs on a sequential circuit — color-to-grayscale converter — are further presented to offer a diverse range of energy consumption related to different quality constrains. Through this, we are able to set energy–quality (E–Q) parameters of our proposed methodology and configure the approximation knobs, capable of maximizing energy savings within different application-based quality margins. Experimental result demonstrates that leveraging E–Q leads to an average [Formula: see text]–[Formula: see text] savings in energy for modest loss in application output quality ([Formula: see text]), and [Formula: see text]–[Formula: see text] energy savings for impact on relaxed quality constraints (3–7.5%).
Publisher
World Scientific Pub Co Pte Lt
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Electrical and Electronic Engineering,Hardware and Architecture
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献