DESIGN OF A FULLY INTEGRATED 2.4 GHz FREQUENCY PLL SYNTHESIZER FOR ZigBee TRANSCEIVER APPLICATION-Reference-Cited by-同舟云学术

DESIGN OF A FULLY INTEGRATED 2.4 GHz FREQUENCY PLL SYNTHESIZER FOR ZigBee TRANSCEIVER APPLICATION

Published:2014-10-14 Issue:10 Volume:23 Page:1450137
ISSN:0218-1266
Container-title:Journal of Circuits, Systems and Computers
language:en
Short-container-title:J CIRCUIT SYST COMP

Author:

LI DI¹,YANG YINTANG¹,ZHOU DUAN¹,LI YANI¹,WU XIAOPENG¹

Affiliation:

1. School of Microelectronics, Xidian University, No. 2 Taibai Road, Mailbox 373, Xi'an, Shaanxi 710071, P. R. China

Abstract

A 2.4-GHz fully integrated frequency synthesizer is presented in this paper for Low-IF ZigBee (IEEE802.15.4) transceiver applications. The frequency synthesizer meets the system requirement of 2.4–2.4835 GHz frequency range with a frequency resolution of 5 MHz. The automatic-amplitude control (AAC) technique is employed for the voltage-controlled oscillator (VCO) which helps to optimize the output amplitude of the VCO over voltage, process and temperature variations. The chip has been fabricated in a 0.18 μm complementary metal oxide semiconductor (CMOS) process using a single poly layer, four metal layers and metal–insulator–metal (MIM) capacitors. The synthesized has a current dissipation of 4.7 mA from a 1.8 V power supply and occupies an area of 1 mm2 × 0.85 mm2. Measurement results show that the phase noise are -82 dBc/Hz–100 kHz offset and -109 dBc/Hz–1 MHz offset respectively.

Publisher

World Scientific Pub Co Pte Lt

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Electrical and Electronic Engineering,Hardware and Architecture

Link

https://www.worldscientific.com/doi/pdf/10.1142/S0218126614501370

Reference15 articles.

1. A Zigbee-Based Wearable Physiological Parameters Monitoring System

2. A Switchless Zigbee Frontend Transceiver With Matching Component Sharing of LNA and PA

3. Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers

4. A 0.6-V Zero-IF/Low-IF Receiver With Integrated Fractional-N Synthesizer for 2.4-GHz ISM-Band Applications

5. A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-$\mu$m CMOS

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimization of Performance Parameters of Phase Frequency Detector Using Taguchi DoE and Pareto ANOVA Techniques;Journal of Circuits, Systems and Computers;2022-12-10

2. A High Speed Phase Detection Circuit with No Dead Zone Suitable for Minimal Jitter and Low Power Applications;Journal of Circuits, Systems and Computers;2022-06-22

3. Design of High Gain Folded Cascode OTA-Based Transconductance–Capacitance Loop Filter for PLL Applications;Journal of Circuits, Systems and Computers;2021-05-12

4. Analysis and Design of a Broadband Frequency Divider Using Modified Active Loads in GaAs HBT;Journal of Circuits, Systems and Computers;2017-10-30

5. A Low Phase Noise LC Quadrature VCO Using Impulse Shaping Based on Gaussian Pulse Generator;Journal of Circuits, Systems and Computers;2016-12-06