Abstract
Architecture to simplify the circuit implementation of the analog-to-digital (A/D) converter is proposed, the approach partitions input range into N-quantization cells, separated by N-1 boundary points. The Microprocessor decides with in which cell the input sample lies. The successive approximation technique translates input sample to digital domain. This makes the quantization feasible with much higher speed than with conventional successive approximation technique. Results of 8 bit prototype is presented.
Publisher
Granthaalayah Publications and Printers
Reference9 articles.
1. P.E.Pace, J.L.Schaler and D.Styer, “Optimal Analog preprocessing for folding ADC’s”, IEEE Trans Circuits System-II, Vol.42.pp.825-829, Dec. 1995..
2. Robert H Walden, “Analog-to-digital Converter Survey and Analysis”, IEEEJ.Comm. Vol.17, No.4, pp539-549, April 1999..
3. B.M.Min, P.Kim.D. Boisvert, and A.Aude, “A 69 mW 10b 80 MS/s pipedlined CMOS ADC,” in Dig.Tech. Papers Int. Solid-state Circuits Conf. (ISSCC’03),Feb 2003, pp.324-325..
4. S.M.Jamal, F.Daihong, P.J Hurst, and S.H, Lewis, “A 10b 120 MSample/s time-interleaved analog-to-digital converter with digitsl background calibration”, in Dig. Tech. Papaers Int. Solid-State Circuits Conf.(ISSCC 02), Feb 2002, pp.132-133.
5. A Loloee.A.Zanchi, H.Jin, S.Shehata, and E.Bartolome, „ A 12b 80MSps pipelined ADC core with 190mW consumption from 3W 0.18mm digital CMOS,“ in proc. Eur. Solid-state Circuits Conf., Sept, 2002, pp 467-470..