Configurable multiplier modules for an adaptive computing system
-
Published:2006-09-06
Issue:
Volume:4
Page:231-236
-
ISSN:1684-9973
-
Container-title:Advances in Radio Science
-
language:en
-
Short-container-title:Adv. Radio Sci.
Author:
Pfänder O. A.,Pfleiderer H.-J.,Lachowicz S. W.
Abstract
Abstract. The importance of reconfigurable hardware is increasing steadily. For example, the primary approach of using adaptive systems based on programmable gate arrays and configurable routing resources has gone mainstream and high-performance programmable logic devices are rivaling traditional application-specific hardwired integrated circuits. Also, the idea of moving from the 2-D domain into a 3-D design which stacks several active layers above each other is gaining momentum in research and industry, to cope with the demand for smaller devices with a higher scale of integration. However, optimized arithmetic blocks in course-grain reconfigurable arrays as well as field-programmable architectures still play an important role. In countless digital systems and signal processing applications, the multiplication is one of the critical challenges, where in many cases a trade-off between area usage and data throughput has to be made. But the a priori choice of word-length and number representation can also be replaced by a dynamic choice at run-time, in order to improve flexibility, area efficiency and the level of parallelism in computation. In this contribution, we look at an adaptive computing system called 3-D-SoftChip to point out what parameters are crucial to implement flexible multiplier blocks into optimized elements for accelerated processing. The 3-D-SoftChip architecture uses a novel approach to 3-dimensional integration based on flip-chip bonding with indium bumps. The modular construction, the introduction of interfaces to realize the exchange of intermediate data, and the reconfigurable sign handling approach will be explained, as well as a beneficial way to handle and distribute the numerous required control signals.
Publisher
Copernicus GmbH
Reference10 articles.
1. Baugh, C R. and Wooley, B A.: A Two's Complement Parallel Array Multiplication Algorithm, IEEE Trans. Computers, C-22, 1045–1047, 1973. 2. Bermak, A., Martinez, D., and Noullet, J.-L.: High-Density 16/8/4-bit Configurable Multiplier, IEE Proc. Circuits Devices Systems, 144, 272–276, 1997. 3. Davis, W R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A M., Steer, M., and Franzon, P D.: Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test of Computers, 22, 498–509, 2005. 4. Eshraghian, S., Lachowicz, S., and Eshraghian, K.: Ultra High Bandwidth Image and Data Processing using 3-D Vertically Integrated Architectures, Proceedings of the SCI 2003, Orlando, FL, X, 189–195, 2003. 5. Haynes, S D., Ferrari, A B., and Cheung, P. Y K.: Flexible Reconfigurable Multiplier Blocks suitable for enhancing the Architecture of FPGAs, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, San Diego, CA, 191–194, 1999.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|