Author:
Navya Galla,Jamal K.,Valiveti Hima Bindu,Kumar Gupta Jitendra,Vandana B.
Abstract
In this paper, the current study uses a lector technique to modify the latch. The Lector approach is one of the top low-power methods for IC technologies. The locking mechanism is the third stage in our proposed design for a three-stage comparator. The lector approach is used for the three-stage comparator circuit in this case and its modified version. Pre-amplifier stages are the first two levels. The improved performance of this comparator circuit uses two sets of complementary biased two-stage preamplifiers. The traditional three-stage amplifier decreased the latency, while the modified version of the modified three-stage amplifier focused on the kickback noise. The proposed design of this three-stage comparator, which employs a lector approach, concentrates mainly on lower consumption. Tanner EDA was used to build and simulate this complete schematic. Materials having a lesser environmental effect are chosen, such as those that use fewer resources or are simpler to recycle after a product’s lifespan and sustainability.
Reference15 articles.
1. Mesgarani A., Alam M. N., Nelson F. Z., and Ay S. U., Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS, in Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers, Aug. (2010), pp. 893–896.
2. Blalock B. J., Body-driving as a Low-Voltage Analog Design Technique for CMOS technology, in Proc. IEEE Southwest Symp. Mixed-Signal Design, Feb. (2000), pp. 113–118.
3. 1-bit quantiser with rail to rail input range for sub-1 V modulators
4. A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique