1. Cheng F. C. et al. “Delay-Insensitive Carry-lookahead Adders”. In: VLSI Design, 1997. Proceedings. 1997, pp. 322–328.
2. Dahiya Sandeep and Kumar Rajender. “Performance Analysis of Different Bit Carry Look Ahead Adder Using VHDL Environment”. In: International Journal of Engineering Science and Innovative Technology (IJESIT) 2 (July 2013). Issue 4.
3. Daveau Jean-Marc et al. “VHDL generation from SDL specifications”. In: Springer US, 1997. Chap. Part of the IFIP — The International Federation for Information Processing book series (IFIPAICT).
4. Force I. E. T.. Introducing JSON. Sept. 2013. url: http://www.json.org.
5. Gokhale M. et al. “Streamoriented FPGA computing in the Streams-C high level language”. In: IEEE Field-Programmable Custom Computing Machines. 2000, pp. 49–56.