Affiliation:
1. Univerisiti Teknologi MARA
Abstract
Metal oxide semiconductor (MOS) capacitor is a trilayer device that comprises of metal, dielectric, and semiconductor layer. The advancement of MOS technology has greatly give huge improvement to MOS devices which lead to scaling down the MOS devices. The reduction of dielectric thickness of conventional dielectric material has coming to an end, therefore as alternative new material with high mobility carrier is suggested to overcome the problem. The objectives of this work are to study the performance of MOS capacitor. Two parameters were varied, first the semiconductor material which is silicon (Si), germanium (Ge) and silicon germanium (SiGe) and second is the dielectric material that is silicon dioxide (SiO2) and silicon nitride (Si3N4). The performance of the MOS capacitor is evaluated based on the capacitance-voltage (C-V) and current-voltage (I-V) characteristics. Silvaco TCAD tool were use as as simulation tool for the method of investigation. Result shown that the performance of the MOS capacitor increased when Ge and SiGe were used as semiconductor material and Si3N4 as dielectric layer. It can see that with VT of 4.15 V for MOS with Ge and 4.28 V for MOS with SiGe. For the C-V properties Cmax value for both devices are F and F, respectively. The results show that there is around 100% increment in capacitance value when Ge is used as semiconductor layer but there is no increment or decrement in capacitance value when SiGe is used. Based on the obtained results, Ge is chosen as the best semiconductor material.
Publisher
Trans Tech Publications, Ltd.
Subject
Condensed Matter Physics,General Materials Science,Atomic and Molecular Physics, and Optics
Reference18 articles.
1. D. A. Neamen, Semiconductor Physics and Devices, Fourth. University of New Mexico: McGraw-Hill Education, 2003.
2. P. Kondaiah, V. Madhavi, S. Uthanna, K. A. Kumar, and W. Vandervorst, "Structural and electrical characterization of Al/ZrO2/Si capacitors," 2012 Int. Conf. Emerg. Electron. ICEE 2012, p.5–8, 2012.
3. C. D. Young et al., "Effect of dielectric thickness and annealing on threshold voltage instability of low temperature deposited high-k oxides on ZnO TFTs," IEEE Int. Integr. Reliab. Work. Final Rep., vol. 2016-March, p.34–36, 2016.
4. A. Kumar, "Leakage Current Controlling Mechanism Using High K Dielectric + Metal Gate," Int. J. Inf. Technol. Knowl., vol. 5, no. 1, p.191–194, 2012.
5. C. H. Choi et al., "C-V and gate tunneling current characterization of ultra-thin gate oxide MOS (tox=1.3-1.8 nm)," Dig. Tech. Pap. - Symp. VLSI Technol., p.63–64, 1999.