Affiliation:
1. Nanjing University of Aeronautics and Astronautics
Abstract
This paper presents a fast pedestrian detection algorithm for intelligent vehicle based on FPGA architecture, using AdaBoost algorithm and Haar features. We describe the hardware design including image scaling, integral image generation, pipelined processing as well as classifier, and parallel processing multiple classifiers to accelerate the computational speed of the pedestrian detection system. The proposed architecture for pedestrian detection has been tested using Verilog HDL and implemented in Xilinx Virtex-5 FPGA. Its performance has been measured about 38 times than the equivalent software implementation.
Publisher
Trans Tech Publications, Ltd.
Reference7 articles.
1. P. Dollar, C. Wojek, B. Schiele and P. Perona , Pedestrian Detection: An Evaluation of the State of the Art, PAMI, (2011).
2. D. Geronimo, A Global Approach to Vision Based Pedestrian Detection for Advanced Driver Assistance Systems, PhD Thesis. Computer Vision Center Barcelona, (2010).
3. V. Nair, P. Laprise, An FPGA-based people detection system, Journal of Applied Signal Processing, 2005(7), 1047-1061.
4. P. Viola and M. Jones, Robust real-time object detection, International Journal of Computer Vision, 2004, 57(2): 137-154.
5. W. Yun; D. Kim; H. Yoon, Fast Group Verification System for Intelligent Robot Service, IEEE Transactions on Consumer Electronics, 2007, 53(4): 1731-1735.