Author:
Gao Yu Han,Li Ru Zhang,Fu Dong Bing,Wang Yong Lu,Zhang Zheng Ping
Abstract
High speed encoder is the key element of high speed analog-to-digital converter (ADC). Therefor the type of encoder, the type of code, bubble error suppression and bit synchronization must be taken into careful consideration especially for folding and interpolating ADC. To reduce the bubble error which may resulted from the circuit niose, comparator metastability and other interference, the output of quantizer is first encoded with gray code and then converted to binary code. This high speed encoder is verified in the whole time-interleaved ADC with 0.18 Bi-CMOS technology, the whole ADC can achieve a SNR of 45 dB at the sampling rate of 5GHz and input frequency of 495MHz, meanwhile a bit error rate (BER) of less than 10-16 is ensured by this design.
Publisher
Trans Tech Publications, Ltd.
Reference5 articles.
1. Yuji Nakajima, Akemi Sakaguchi, etc. A Background Self-Calibrated 6b 2. 7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 4, APRIL (2010).
2. K. Uyttenhove and M. Steyaert, A 1. 8 V6-bit 1. 3GHz flash ADC in 0. 25 μm CMOS, IEEE J. Solid-State Circuits, vol. 38, no. 7, pp.1115-1122, July (2003).
3. E. Säll, M. Vesterbacka and K.O. Andersson, A study of digital encoders in flash analog-to-digital converters, IEEE Int. Symp. Circuits Syst., Vancouver, Canada, May 23-26, (2004).
4. Daegyu Lee, Jincheol Yoo, Kyusun Choi, and Jahan Ghaznavi, Fat tree encoder design for ultra-high speed flash A/D converters, IEEE Midwest Symposium on Circuits and Systems, (2002).
5. YUNCHU Li, DESIGN OF HIGH SPEED FOLDING AND INTERPOLATING ANALOG-TO-DIGITAL CONVERTER, thesis of DOCTOR OF PHILOSOPHY, Texas A&M University, May (2003).