Affiliation:
1. China Academy of Space Technology
2. China North Industries Group Corporation
Abstract
An efficient design method of four parallel channels in-order FFT with single floating-point butterfly is proposed, to reduce the resource consumption and improve the real-time calculation ability. The radix-4 FFT is deduced to calculate the access address for four channel data parallel. The hardware architecture of the proposed FFT is presented, and the single precision floating-point adder and multiplier are also depicted. The proposed architecture of a four channels 1024 points radix-4 FFT with single butterfly is implemented in FPGA, and the performance is compared with previous literatures and some EDA corporations IP cores, which shows the correctness and effectiveness of the proposed method.
Publisher
Trans Tech Publications, Ltd.
Reference11 articles.
1. H. H. Dam, S. Nordebo, L. K. Teo, FIR design over discrete coefficients and least square error, IEE Proceddings on Vision, Image and Signal Processing, vol. 147, no. 6, p.543–548, (2000).
2. D. L. Brandon, C. Boyd and N. Govindaraju, Fast computation of general Fourier transforms on GPUs, IEEE Intl. Conf. on Multimedia and Expo, pp.5-8, (2008).
3. J. -Y. Yu, Y. Li, D. Huang, Design and implementation of high speed single precision floating-point radix-3 butterfly unit, Chinese Journal of Scientific Instrument, vol. 31, no. 12, pp.2675-2681, (2010).
4. S. Mou, X. Yang, Design of a high-speed FPGA-based 32-bit floating-point FFT processor, 8th ACIS Intl. Conf. on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing, vol. 1, pp.84-87, (2007).
5. Z. Liu, Z. Zhou, Y. Han, Tracking radar digital matched-filter ASIC design and its error analysis, Asia-Pacific Conf. on Circuits and Systems, vol. 1, pp.491-496, (2002).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献