A Multi-Channel, 16-Bit, 250[kHz], Simultaneous Sampling ADC-Reference-Cited by-同舟云学术

A Multi-Channel, 16-Bit, 250[kHz], Simultaneous Sampling ADC

Published:2013-11 Issue: Volume:446-447 Page:901-906
ISSN:1662-7482
Container-title:Applied Mechanics and Materials
language:
Short-container-title:AMM

Author:

Gao Wei Qi¹,Wan Hui¹,Zhang Jin¹,Yang Pin¹,Zhang Yan Lin¹,Tao Yi¹

Affiliation:

1. Analog IC Design Center

Abstract

A 16-bit multi-channel simultaneous sampling ADC of wide analog input was designed. This ADC had a maximum conversion rate of 250[kSPS]. The ADC was implemented in 0.6[um] 2P3M standard CMOS process+high voltage CMOS process. For ±10 [V]/10[kHz] sine analog input and 250[kSPS] sampling rate, the testing result of the ADC at room temperature is that INL is 1.7[LSB], SINAD is 85.3[dB], EFS-is 0.055[%FS], EFS+ is 0.039[%FS].

Publisher

Trans Tech Publications, Ltd.

Link

https://www.scientific.net/AMM.446-447.901.pdf

Reference4 articles.

1. VERMA N, CHANDRAKASAN A P. A 25 μW 100 kS/s 12b ADC for wireless micro-sensor applications [C] / IEEE Int Sol State Circ Conf, Dig Tech Pap. San Francisco, CA, USA. 2006: 822-831.

2. Ogawa,T., Kobayashi, H., Takahashi, Y., Takia, N., Hotta, M., San, H., et al. (2010). SAR ADC algorithm with redundancy and digital error correction. IEICE TRANS. Fundamentals, E93-A(2), 415-423.

3. TAN K-S, KIRIAKI S, DE WIT M, et al. Error correction techniques for high-performance differential A/D converters [J]. IEEE J Sol Sta Circ, 1990, 25(6): 1318-1327.

4. C. Kothandaraman et al., Electrically Programmable Fuse (eFuse) Using Electromigration in Silicides, in IEEE Electron Device Lett., vol. 23, 2002, pp.523-525.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Current Transformer Saturation Detection Using Morphological Gradient and Morphological Decomposition and Its Hardware Implementation;IEEE Transactions on Industrial Electronics;2017-06