Affiliation:
1. Zhejiang University
2. China Beijing National Railway Research & Design Institute Of Signal & Communication Co., Ltd.
Abstract
In this paper, a new method of ternary logic circuit design is developed. It’s proposed that two types of static ternary CMOS comparators and three types of dynamic CMOS comparators, designed by new method, with low transistor count, high speed and low power consumption. The proposed comparators are the rearrangement and reordering of transistors in the evaluation block of a dynamic cell. These ternary comparators can be used as equality comparators, mutual comparators and zero/one/two detectors, which are widely used in build in self test and memory testing.
Publisher
Trans Tech Publications, Ltd.
Reference12 articles.
1. C. -C. Wang, C. -F. Wu, S. -H. Chen, and C. -H. Kao, In sawing lanes multilevel BIST for known good dies of LCD drivers, Electron. Lett., vol. 35, no. 84, p.1543–1544, (1999).
2. L. T. Clark and G. F. Taylor, High fan-in circuit design, IEEE J. Solid-State Circuits, vol. 31, p.91–96, Jan. (1996).
3. V. Fried and S. Liu, Dynamic logic CMOS circuit, IEEE J. Solid-State Circuits, vol. SC-19, p.263–266, Apr. (1984).
4. N. F. Gonclaves and H. J. DeMan, NORA: A racefree dynamic CMOS technique for pipelined logic structures, IEEE J. Solid-State Circuits, vol. SC-18, p.261–266, June (1983).
5. N. H. E. Weste and K. Eshraghian, Principle of CMOS VLSI Design a System Perspective. Reading, MA: Addison Wesley, (1993).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Realization of Complex Logic Operations at the Nanoscale;Architecture and Design of Molecule Logic Gates and Atom Circuits;2012-10-26